


Please type a plus sign (+) inside this box →



PTO/SB/08A (08-00)

Approved for use through 10/31/2002. OMB 0651-0031

Under the Paperwork Reduction Act of 1995, no person is required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449A/PTO

## INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(use as many sheets as necessary)

Sheet 1 of 2

Complete if Known

Application Number	10/724,863
Filing Date	December 2, 2003
First Named Inventor	Haitham H. AKKARY et al.
Group Art Unit	2181
Examiner Name	Not Yet Assigned
Attorney Docket Number	42339-193270

### U.S. PATENT DOCUMENTS

Examiner Initials *	Cite No. <sup>1</sup>	U.S. Patent Document		Name of Patentee or Applicant of Cited Document	Date of Publication of Cited Document MM-DD-YYYY	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
		Number	Kind Code <sup>2</sup> (if known)			
McK	A1	6,591,342	B1	AKKARY et al.	07-08-2003	

### FOREIGN PATENT DOCUMENTS

Examiner Initials *	Cite No. <sup>1</sup>	Foreign Patent Document			Name of Patentee or Applicant of Cited Document	Date of Publication of Cited Document MM-DD-YYYY	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	T <sub>3</sub>
		Office <sup>3</sup>	Number <sup>4</sup>	Kind Code <sup>5</sup> (if known)				

### OTHER PRIOR ART -- NON PATENT LITERATURE DOCUMENTS

Examiner Initials *	Cite No. <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T <sup>2</sup>
McK	A2	BALASUBRAMONIAN et al., "Reducing the Complexity of the Register File in Dynamic Superscalar Processors", In <i>Proceedings of the 34<sup>th</sup> International Symposium on Microarchitecture</i> , Dec. 2001, pgs. 237-248.	
✓	A3	BREKELBAUM et al., "Hierarchical Scheduling Windows", In <i>Proceedings of the 35<sup>th</sup> International Symposium on Microarchitecture</i> , Nov. 2002, pgs. 27-36.	
✓	A4	BROWN et al., "Select-Free Instruction Scheduling Logic", In <i>Proceedings of the 34<sup>th</sup> International Symposium on Microarchitecture</i> , Dec. 2001, pgs. 204-213.	
✓	A5	ZALAMEA et al., "Two-level Hierarchical Register File Organization for VLIW Processors", In <i>Proceedings of the 33<sup>rd</sup> International Symposium on Microarchitecture</i> , Dec. 2000, pgs. 137-146.	
✓	A6	CANAL et al., "A Low-Complexity Issue Logic", In <i>Proceedings of the 2000 International Conference on Supercomputing</i> , Jun. 2000, pgs. 327-335.	
✓	A7	CAPITANIO et al., "Partitioned Register Files for VLIWs: A Preliminary Analysis of Tradeoffs", In <i>Proceedings of the 25<sup>th</sup> Int'l Symposium on Microarchitecture</i> , Dec. 1992, pgs. 292-300.	
✓	A8	GOPAL et al., "Speculative Versioning Cache", In <i>Proceedings of the Fourth International Symposium on High-Performance Computer Architecture</i> , Feb. 1998, pgs. 195-205.	
✓	A9	HAMMOND et al., "Data Speculation Support for a Chip Multiprocessor", In <i>Proceedings of the Eighth Symposium on Architectural Support for Programming Languages and Operating Systems</i> , Oct. 1998, pgs. 58-69.	
✓	A10	HENRY et al., "Circuits for Wide-Window Superscalar Processors", In <i>Proceedings of the 27<sup>th</sup> Annual International Symposium on Computer Architecture</i> , June 2000, pgs. 236-247.	
✓	A11	HINTON et al., "The Microarchitecture of the Pentium ® 4 Processor", <i>Intel Technology Journal</i> Q1, Feb. 2001, pgs. 1-13.	
✓	A12	JACOBSEN et al., "Assigning Confidence to Conditional Branch Predictions", In <i>Proceedings of the 29<sup>th</sup> International Symposium on Microarchitecture</i> , Dec. 1996, pgs. 142-152.	
✓	A13	KARKHANIS et al., "A Day in the Life of a Data Cache Miss", In <i>Workshop on Memory Performance Issues</i> , 2002, pgs. 1-10.	
✓	A14	KNIGHT, "An Architecture for Mostly Functional Languages", In <i>Proceedings of ACM Lisp and Functional Programming Conference</i> , Aug. 1986, pgs. 500-519 (reprint pgs. 105-112).	

✓	A15	LEBECK et al., "A Large, Fast Instruction Window for Tolerating Cache Misses", In <i>Proceedings of the 29<sup>th</sup> Annual International Symposium on Computer Architecture</i> , May 2002, pgs. 59-70.	
✓	A16	LEIBHOLZ et al., "The Alpha 21264: A 500 MHz Out-of-Order Execution Microprocessor", In <i>Proceedings of the 42<sup>nd</sup> IEEE Computer Society International Conference (COMPCON)</i> , Feb. 1997, pgs. 28-36	
✓	A17	MARTÍNEZ et al., "Cherry: Checkpointed Early Resource Recycling in Out-of-order Microprocessors", In <i>Proceedings of the 35<sup>th</sup> International Symposium on Microarchitecture</i> , Nov. 2002, pgs. 3-14.	
✓	A18	MICHAUD et al., "Data-Flow Prescheduling for Large Instruction Windows in Out-of-Order Processors", In <i>Proceedings of the Seventh International Symposium on High-Performance Computer Architecture</i> , Jan. 2001, pgs. 27-36.	
✓	A19	MOUDGILL et al., "Register Renaming and Dynamic Speculation: An Alternative Approach", In <i>Proceedings of the 26<sup>th</sup> International Symposium on Microarchitecture</i> , Dec. 1993, pgs. 202-213.	
✓	A20	PALACHARLA et al., "Complexity-Effective Superscalar Processors", In <i>Proceedings of the 24<sup>th</sup> Annual International Symposium on Computer Architecture</i> , June 1997, pgs. 206-218.	
✓	A21	RANGANATHAN et al., "Using Speculative Retirement and Larger Instruction Windows to Narrow the Performance Gap between Memory Consistency Models", In <i>Proceedings of the 9<sup>th</sup> Annual ACM Symposium on Parallel Algorithms and Architectures</i> , Jun. 1997, pgs. 199-210.	
✓	A22	ROTENBERG et al., "Trace Processors", In <i>Proceedings of the 30<sup>th</sup> International Symposium on Microarchitecture</i> , June 1997, pgs. 138-148.	
✓	A23	SMITH et al., "Implementation of Precise Interrupts in Pipelined Processors", In <i>Proceedings of the 12<sup>th</sup> Annual International Symposium on Computer Architecture</i> , June 1985, pgs. 36-44.	
✓	A24	SPRANGLE et al., "Increasing Processor Performance by Implementing Deeper Pipelines", In <i>Proceedings of the 29<sup>th</sup> Annual International Symposium on Computer Architecture</i> , May 2002, pgs. 25-34.	
✓	A25	STEFFAN et al., "A Scalable Approach to Thread-Level Speculation", In <i>Proceedings of the 27<sup>th</sup> Annual International Symposium on Computer Architecture</i> , June 2000, pgs. 1-12.	
✓	A26	TENDLER et al., "POWER4 System Microarchitecture", IBM J. Res. & Dev., vol. 46, no. 1, January 2002, pgs. 5-25,	
✓	A27	VIJAYAN et al., "Out-of-Order Commit Logic With Precise Exception Handling For Pipelined Processors", In <i>Poster in High Performance Computer Conference</i> , Dec. 2002.	
✓	A28	HWU et al., "Checkpoint Repair for Out-of-order Execution Machines", In <i>Proceedings of the 14<sup>th</sup> Annual International symposium on Computer architecture</i> , 1987, pgs. 18-26.	
✓	A29	YEAGER, "The MIPS R10000 Superscalar Microprocessor", IEEE Micro, April 1996, pgs. 28-40.	

Examiner Signature		Date Considered	2-7-06
--------------------	---	-----------------	--------

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>1</sup> Unique citation designation number. <sup>2</sup> Applicant is to place a check mark here if English language Translation is attached.

SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.



++  
::ODMA\PCDOCS\DC2DOCS\1530855\1